Abstract-This paper investigates the effects of total ionizing dose up to 1 Grad on 28-nm bulk MOSFETs under different bias conditions during irradiation. The aim is to assess the potential use of this commercial bulk CMOS technology in the future highluminosity Large Hadron Collider at CERN that will require highly improved radiation-tolerant tracking systems.
I. INTRODUCTION
CERN's forthcoming high-luminosity Large Hadron Collider (HL-LHC) will require highly improved tracking systems with much more radiation-tolerant front-end (FE) electronics to withstand 1 Grad of total ionizing dose (TID) over ten years of operation [1] - [3] . Nowadays, the aggressive downscaling of CMOS technologies introduces ultra-thin dielectrics into gate stacks that benefits the radiation tolerance of high-performance CMOS circuits [4] - [6] . Meanwhile, TID effects become more complex for nanoscale MOSFETs using hafnium oxide (HfO 2 ) as the gate oxide and being surrounded by thick shallow trench isolation (STI) oxides [6] . To evaluate the potential use of nanoscale MOSFETs in the HL-LHC, we have been studying a commercial 28-nm bulk CMOS technology up to 1 Grad of TID [7] , [8] . This work presents the radiation response of three representative bulk MOSFETs for each type of channel under different bias conditions during irradiation, including the conducting bias condition (|V GB | = |V DS | = 1.1 V) and the switched-on bias condition (|V GB | = 1.1 V, |V DS | = 0). Since a high drain current flows under the conducting bias condition during irradiation, this work also compares the behaviors of irradiated samples to the chips stressed under the same electrical condition for the same duration. Starting with the comparison of transfer characteristics, we then investigate the impact of bias conditions during irradiation on the most sensitive device parameters, such as the threshold voltage, the free carrier mobility, and the drain leakage current. We finally discuss the radiation-induced short-channel (RISCE) and narrow-channel effects (RINCE) on MOSFETs with specific dimensions. Green curves correspond to stress, while red and blue curves correspond to irradiation.
II. IRRADIATION AND STRESS TESTS ON TRANSFER
The conducting bias condition has been reported to be the worst bias case for a commercial 65-nm bulk CMOS process [9] . Furthermore, in most analog circuits and particularly the analog FE electronics, MOSFETs are biased in saturation with a nonzero drain-to-source voltage except the switches 978-1-5386-8494-8/18/$31.00 ©2018 IEEE working at a zero V DS . Therefore, we start to investigate the effects of TID on this commercial 28-nm bulk CMOS process with this bias condition. The results, plotted as red curves in Fig. 1 , demonstrate the strong radiation tolerance of this technology apart from the significant drain leakage current increase of nMOSFETs and the significant drive current loss of the narrow/long-channel pMOSFET. The corresponding stress test, plotted as green curves in Fig. 1 , present a negligible performance loss. Therefore, TID is the main contributor to the observed performance degradation.
The results with the switched-on bias condition are plotted as blue curves in Fig. 1 . Considering the chip-to-chip variability, the difference between two different bias conditions is insignificant. Interchanging the roles of drain and source leads to the same results with the normal drain and source configuration, as seen in Fig. 1 . Both indicate that the longitudinal electric field has no big influence on the effects of TID on 28-nm bulk MOSFETs. This is different from what is observed for 65-nm bulk MOSFETs from the same foundry [10] . Especially, short-channel MOSFETs fabricated with this 65-nm bulk CMOS technology demonstrate a lower drain current when swapping drain and source. This has been mostly attributed to the charge generation in spacers and the following transport to the gate oxide. The absence of this behavior for 28-nm bulk MOSFETs might be due to an improved spacer processing or a higher energy barrier between SiO 2 for spacers and HfO 2 for gate oxide.
A. Threshold voltage and free carrier mobility
Both n-and p types of 28-nm bulk MOSFETs demonstrate a limited variation in threshold voltage (Fig. 3a and Fig. 3c ) and free carrier mobility corresponding to the drain current drop at a specific overdrive voltage (Fig. 3b and Fig. 3d ) except the narrow/long-channel pMOSFET. The performance degradation of this pMOSFET can be attributed to the significant influence of the charge trapping related to the shallow trench isolation (STI) oxides, which prevents the formation of the p-channel along the STI edges and increases its threshold voltage (Fig. 3c) . The STI-related charge buildup can also act as Coulomb scattering centers that reduces its free carrier mobility (Fig. 3d) . For the narrow/long-channel nMOSFET, the negatively charged interface traps counterbalance the positive oxide-trapped charges, which leads to a first decreased and then increased threshold voltage as well as the corresponding mobility degrdation (Fig. 3a and Fig. 3b) . Fig. 4a demonstrates a significant increase in the drain leakage current of nMOSFETs. This is closely related to the positive oxide-trapped charges in the thick STI oxides [11] , [12] , as seen in Fig. 4b . The I D -V GB curves at high TID levels are V GB -independent, confirming the dominant contribution of the parallel parasitic n-FETs along the STI edges [8] . Fig. 4a also shows that the wide/short-channel nMOSFET has the highest drain leakage current increase. Furthermore, Fig. 4a shows an increase up to 1000 times in saturation (solid lines) while around 10 times in linear (dashed lines). This big difference can be due to the drain-induced barrier lowering (DIBL) of the corresponding parasitic n-FETs. Fig. 4a also shows similar results from two different bias conditions during irradiation, which indicate no big influence from the longitudinal electric field on the STI-related charge trapping. The wide/short-channel nMOSFET demonstrates the highest increase in DIBL parameter, as seen in Fig. 5a . This radiation-enhanced DIBL is clearly seen in the weak inversion region of the I D -V GB curves in Fig. 5b , which shows a negative threshold voltage shift in saturation and an almost constant threshold voltage in linear. The channel is depleted of electrons in saturation at the drain side. Owning to the high drain-tosource voltage, the free electrons can be attracted to the drain terminal without being able to tunnel to oxides and neutralize oxide-trapped charges. This leads to a higher threshold voltage shift in saturation than in linear and enhances the DIBL effect. The narrow/long-channel pMOSFET presents the worst device behavior after 1 Grad of TID. Both the STI-related oxide-trapped and interface-trap charges accumulate electrons along the STI edges, prevent the formation of the p-channel, and reduce the effective channel width (Fig. 6a) . The charge buildup can also be strong enough to influence the main channel and increase the threshold voltage of the main pMOSFET. Furthermore, the G m and −I D versus V BG − V T0 curves in Fig. 6b evidence the mobility degradation due to the STIrelated charges acting as Coulomb scattering centers.
B. Drain leakage current

III. RADIATION-INDUCED SHORT-CHANNEL EFFECT
IV. RADIATION-INDUCED NARROW-CHANNEL EFFECT
V. CONCLUSION TID effects on 28-nm bulk MOSFETs demonstrate a weak dependence on the longitudinal electric field imposed during irradiation. Compared with 65-nm bulk MOSFETs, 28-nm bulk MOSFETs are less sensitive to this longitudinal electric field. This 28-nm bulk CMOS process is rather radiation tolerant except that nMOSFETs have a significant drain leakage current increase due to the parasitic n-FETs and the narrow/long-channel pMOSFET has a significant drive current loss as a result of the strong influence of the STI-related charge trapping. We plan to extend this work by including high-temperature annealing and conducting irradiation tests at different temperature.
